Scholar IQ
Try ScholarIQ free
Upload Records Snowball Search Search OpenAlex
About the database
On this page:OverviewPublicationsResearchersKey papersJournalsOpen accessInstitutions
ScholarIQanswers from OpenAlex

VLSI and FPGA Design Techniques

TopicLeading institutions, researchers & key papers

This cluster of papers focuses on the design, optimization, and challenges of field-programmable gate arrays (FPGAs) and application-specific integrated circuits (ASICs). It covers topics such as FPGA architecture, analog circuit design, graph partitioning for parallel computing, power optimization, CMOS design, and dynamic load balancing in computational mechanics.

10
Works

How has VLSI and FPGA Design Techniques's publication output changed over time?

ScholarIQpublication output · 1997–2008

Output grew0% over the shown period — from 1 works in 1997 to 1 in 2008.

1
1
1
199720062008

What are the most-cited papers on VLSI and FPGA Design Techniques?

ScholarIQmost cited works
An efficient multi-way algorithm for balanced partitioning of VLSI circuits
Sheldon X.-D. Tan, Jiarong Tong, Puay Siew Tan, N. Park, Fabrizio Lombardi
19976 Citations
A high utilization rate routing algorithm for modern FPGA
Ding Xie, Jimmei Lai, Jiarong Tong
20082 Citations

Where is VLSI and FPGA Design Techniques research published, and who funds it?

ScholarIQvenues & funding sources

TOP JOURNALS

No journal data available yet.

TOP FUNDERS

National Science Foundation
NIH
Wellcome Trust
European Research Council
Funder breakdown is a member featureSign up free to unlock

How much of the research on VLSI and FPGA Design Techniques is open access?

ScholarIQopen access share
0%OPEN ACCESS
Gold
0%
Green
0%
Hybrid
0%
Bronze
0%
Closed
100%

Related on ScholarIQ

Large‐scale topology optimization using preconditioned Krylov subspace methods with recycling
Paper
Designing Asynchronous Circuits using NULL Convention Logic (NCL)
Paper
Optimization of NULL convention self-timed circuits
Paper
Delay-insensitive gate-level pipelining
Paper
SOMALib: Library of Exact and Approximate Activation Functions for Hardware-efficient Neural Network Accelerators
Paper
Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays
Paper
470M+ articles · free account