Scholar IQ
Try ScholarIQ free
Upload Records Snowball Search Search OpenAlex
About the database
ScholarIQanswers from OpenAlex

An Optimized 90nm CMOS PLL with Reduced Power Consumption and Locking Time

PaperCitations, authors & open-access status

An Optimized 90nm CMOS PLL with Reduced Power Consumption and Locking Time is a paper indexed in ScholarIQ from OpenAlex. ScholarIQ records 0 citations, 2025 year and closed oa status.

0
Citations
2025
Year
closed
OA Status

Related on ScholarIQ

Aditya Nagar
Author
Advancements in PLL and VCO Technologies
Topic
Advancements in PLL and VCO Technologies
Topic
Low-power high-performance VLSI design
Topic
Electromagnetic Compatibility and Noise Suppression
Topic
470M+ articles · free account